POSTED Aug 6

SOC Verification Lead ( Cache Coherence datapath Lead )

at AMDBangalore, India

Share:

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ PMTS SILICON DESIGN ENGINEER THE ROLE (Methodology-Integration-Lead): Drive and lead the SoC integration activities for the complex SOCs. SOC Integration after having co-ordination with IPs, SOC (Design, DFT & PD) teams. To define the SOC build flow, get the initial SOC setup using the available/enhanced flow, get the initial configs ready Take complete IP integration responsibility, including the sanity checks. Result oriented mindset with high level of problem-solving skills. Work with customer on feature requirements, use case scenarios, test plan reviews to realize the SOC is meeting all functional aspects of the targeted domain after integrating the IP’s. Work with architecture and design team on high level arch, Integration, use case scenarios, config space etc. Work with IP team for IP Integration, IP requirement and deliverables. Well versed with SOC Connectivity flow, black boxing techniques. Work with vendors and ODC members for the successful project execution Work with program management team for SOC planning, schedule, resource demand/supply, critical path analysis and execution. THE PERSON: Leader with strong self-driving ability Need excellent communication skills (both written and oral) Strong problem-solving skills, go to person for SoC integration activities. KEY RESPONSIBILITIES: Integration activities of complex SOCs and get the integration testing done. Get all features available from IP’s to SOC and the effective management of the feature to be handled at SOC. Identify the key tools, evaluate the same and integrate, if found to be useful for the team. Drive the connectivity checks as part of integration, have the associated assertions to have the SOC integration checks and drive for the automation to have all required methodologies in place. Define the new flows which improves the efficiency of execution. Running regular execution meetings and scrums to resolve bottlenecks with team. Project planning including schedule, deliverables, risk identification and mitigation options. Drive the team for the bug free silicon deliverable and increase the efficiency by adapting the possible automation in the environment. PREFERRED EXPERIENCE: SOC integration of complex SOC’s is must. Expertise in IP, Subsystem and SOC Verification with specialization in Integration, verification tools & methodology and SOC signoff. Strong understanding of System integration, Make file flow, Verification Methodologies, Boot up sequence. Work with a team of Architects, Hardware and Software engineers to Define the product use case scenarios. Strong hands-on experience in different SOC Verification activities, System Verilog, kv, C++, HW/SW co-verification, Test plan review, Debug/triage, Coverage, bottleneck resolution, Strong Problem Solving, Automation and Debugging Skills, System bus protocol understanding including some of the common IPs like AXI, PCIe, DDR, memory controller etc. Expert in Scripting such as Ruby, Perl, Shell, Python and TCL. Comfortable with design/verification tools and flows like VCS, Verdi, SOC Connectivity, SV assertions, HW-SW co-simulations, UPF/CPF flows etc. Expertise in managing execution team, project planning, IP delivery timelines, deliverables and quality checks, Resource planning, critical path analysis, risks identification and mitigation plan. JIRA based project management is a plus. ACADEMIC CREDENTIALS: BE/B.Tech/ME/MTECH/MS or equivalent in ECE/EEE/CSE ~12-16 years of strong DV experience in IP, Sub System & SOC Verification, IP deployment/integration. #LI-SR4 Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Please mention that you found this job on Moaijobs, this helps us get more companies to post here, thanks!

Related Jobs

AMD
Subsystem Verification Lead
Bangalore, India
Amazon
FC Lead
IT, CH, San Salvo
AMD
PMTS Silicon Design Engineer ( SOC Physical Verification )
Bangalore, India
AMD
SoC Design Verification Engineer
MARKHAM, Canada
Anthropic
Consumer Communications Lead
San Francisco, CA | New York City, NY | Seattle, WA